

Self-Aligned InGaAs FinFETs with 5-nm Fin-Width and 5-nm Gate-Contact Separation

Alon Vardi, Lisa Kong, Wenjie Lu, Xiaowei Cai, Xin Zhao, Jesús Grajal*
and Jesús A. del Alamo

Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA, U.S.A

**ETSI Telecomunicación, Universidad Politécnica de Madrid, Madrid, Spain*

Dec. 5, 2017

Sponsors:

DTRA (HDTRA 1-14-1-0057)

NSF E3S STC (grant #0939514)


Lam Research

Korea Institute of Science and Technology



FinFETs


Double gate




Tri gate



Intel Si Trigate MOSFETs



22 nm Process





14 nm Process

FinFETs used in state-of-the-art Si CMOS

- improved short-channel effects
- smaller footprint
- but... higher parasitics

Si and InGaAs FinFETs

normalized by gate periphery







- Si planar \rightarrow FinFET: performance \downarrow

Si and InGaAs FinFETs

normalized by gate periphery

normalized by fin footprint





- Si planar \rightarrow FinFET: performance \downarrow , performance per footprint \uparrow
- Key challenge for FinFETs \rightarrow efficient transport on sidewalls



Si and InGaAs FinFETs

normalized by gate periphery

normalized by fin footprint




- III-V planar \sim Si planar



Si and InGaAs FinFETs

normalized by gate periphery

normalized by fin footprint







- $g_m(\text{III-V FinFETs}) < g_m(\text{Si})$
- Target of $W_f=5$ nm yet to be demonstrated

Si and InGaAs FinFETs


normalized by gate periphery

normalized by fin footprint




- III-V FinFET: $W_f < 20$ nm $\rightarrow g_m \downarrow$
- Challenge: Improve III-V sidewall conductivity

MIT InGaAs FinFET's Gen. #2 vs. #1




Gen. #1: Vardi et al., VLSI 2016, EDL 2016




Wet recess

Gen #1:

- Wet cap recess
- 3 Digital etch cycles
- 40 nm channel height
- δ -doping



Gen. #2: This work




Dry+DE recess

Gen #2:

- Dry cap recess
- 5 Digital etch cycles
- 50 nm channel
- Fin-top passivation
- Remove δ -doping (in 2nd stage)



Process Technology: contact-first



Lin, IEDM 2013
Lu, EDL 2014
Vardi, EDL 2014

- Yield $R_C < 10 \Omega \cdot \mu\text{m}$

Dry+Digital Etch cap recess





Dry+DE recess


- No metal pullback
- III-V cap pullback only during digital etch

(Lin, IEDM 2013)

Dry+Digital Etch fin definition




Zhao, EDL 2014, Vardi, VLSI 2016



- BCl₃/SiCl₄/Ar RIE + 5 DE cycles : smooth, vertical sidewalls and high aspect ratio (>10)


Gate stack - Double gate FinFET




- HSQ stays on top of fins
→ double-gate FinFET
- Gate oxide – 3 nm HfO₂ (vs. 2.3 nm in EDL2016)

Device cross section

TEM of finished device in W_f direction






FIB cross section in L_g direction



- Fin pitch: 200 nm
- 10-200 fins/device
- W_f : 5-25 nm
- L_g : 30 nm – 5 μ m
- Contact to channel separation set by DE : ~5 nm



Electrical characteristics: $W_f=5\text{ nm}$, $L_g=50\text{ nm}$



Normalized by
gate periphery


- Well behaved devices with $W_f=5\text{ nm}$

On/Off performance: fin width scaling






- $W_f \downarrow : S_{sat} \downarrow$
- $W_f \downarrow : g_m \downarrow$

To improve Off performance: remove δ -doping



- δ -doping $\rightarrow R_{sd} \downarrow$
- Dry gate recess allows to remove δ -doping
- Impact on the intrinsic fin transport



$W_F=5$ nm FinFET: Electrical characteristics: δ -doped vs. undoped



Undoped fins:

- better OFF performance
- Undoped Similar ON performance


Electrical characteristics: δ -doped vs. undoped




- Undoped fin: improved electrostatics
- For $W_f < 20$ nm undoped-fin ON performance also better

Electrical characteristics: V_T rolloff

Undoped




δ -doped



Undoped fins smaller variation of V_T with $W_f \rightarrow$ Improved V_T rolloff

Benchmarking


normalized by gate periphery



- Systematic g_m degradation for $W_f < 15$ nm for both δ -doped and undoped structures
- No improvement from increased #DE cycles
- Higher EOT \rightarrow lower g_m w.r.t. to Gen. 1

Benchmarking


normalized by gate periphery



- Record W_f with good electrical performance
- Approaching Si FinFETs even at $V_{DD}=0.5$ V
- Record AR=10

Long-channel Mobility vs. W_f

Capacitance measured @ 1GHz




- Strong μ degradation as $W_f \downarrow$
- $W_f < 10 \text{ nm} \rightarrow \mu$ independent of n_i

Simulations – charge distribution

ON state: $n_i = 3 \times 10^7 \text{ cm}^{-3}$

$W_f = 25 \text{ nm}$




- Undoped fin: better use of sidewalls
- δ -doped fin: conduction close to lower facet of channel

Simulations – charge distribution

ON state: $n_i = 3 \times 10^7 \text{ cm}^{-1}$


$W_f = 25 \text{ nm}$

undoped




$W_f = 9 \text{ nm}$


undoped



δ -doped



δ -doped



- Narrow fin: volume inversion in both δ -doped and undoped fins

Simulations – capacitance

ON state: $n_l = 3 \times 10^7 \text{ cm}^{-3}$ ($V_{GT} \sim 0.4 \text{ V}$)

$W_f = 25 \text{ nm}$









$W_f = 9 \text{ nm}$

undoped

undoped


δ -doped

δ -doped



- Reasonable agreement between measurement and simulations
 \rightarrow extract $n_l - E_s$ relation



Simulations – Mobility vs. Field



At similar n_1 :

- Wide fin: E_s (δ -doped) < E_s (undoped)
- Narrow fin: E_s (δ -doped) \sim E_s (undoped)

Long-channel Mobility vs. W_f



- Large over drive: $\mu(\delta\text{-doped}) \sim \mu(\text{undoped})$
- Strong μ degradation as $W_f \downarrow$
- $W_f < 10 \text{ nm} \rightarrow \mu$ saturate

Conclusions

- Self-aligned gate-last InGaAs FinFET:
 - Self-aligned gate and contact trough precision RIE and digital etch
 - Record AR=10
- Record $W_f = 5$ nm InGaAs FinFET with good electrical performance
- Performance enhancement in narrow fins via δ -doping removal

Thank you !